[no subject]

I am currently studying the details of the Silicon Graphics
Personal Iris architecture. I am interested in how they implement
pipelining, memory hierarchy and bus structure, as well as graphics
specific hardware.

Does anyone know of any published information or people that could
help me? I have looked at various bookstores around the Bay Area and
have come up empty.

Terry D. Smith
[email protected]
Partial thread listing: